(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 10 January 2002 (10.01.2002)

PCT

(10) International Publication Number WO 02/03185 A2

(51) International Patent Classification7: G06F 1/28

(21) International Application Number: PCT/US01/19328

(22) International Filing Date: 14 June 2001 (14.06.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 09/608,748 30 June 2000 (30.06.2000) US

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): GROCHOWSKI,


Edward [US/US]; 5565 Yale Drive, San Jose, CA 95118 (US). SAGER, David [US/US]; 9540 N.W. Skyview Drive, Portland, OR 97321 (US). TIWARI, Vivek [IN/US]; Apt. 201X, 733 Bounty Drive, Foster City, CA 94404 (US). YOUNG, lan [AU/US]; 3181 N.W. 114th Terrace, Portland, OR 97229 (US). AYERS, David, J. [US/US]; 37884 Menard Court, Fremont, CA 94536-5816 (US).

(74) Agents: MALLIE, Michael, J. et al.; Blakely Sokoloff Taylor & Zafman, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

[Continued on next page]

(54) Title: MECHANISM TO CONTROL di/dt FOR A MICROPROCESSOR



(57) Abstract: The present invention provides a mechanism for adjusting the activity of an integrated digital circuit such as a processor to reduce voltage changes attributable to current changes triggered by clock gating. The processor includes one or more functional units and a current control circuit that monitors activity states of the processor's functional units to estimate the current consumed over n clock cycles. The current control circuit estimates the current change for a given clock cycle from the n activity states and compares the estimated current change with first and second thresholds. The processors activity is decreased if the estimated current change is greater than the first threshold, and the processor activity is decreased if the estimated current change is less than the second threshold.

BNSDOCID: <WO_____0203185A2_I_>

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW). Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM). European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

MECHANISM TO CONTROL di/dt FOR A MICROPROCESSOR Background of the Invention

Technical Field The present invention relates to computers and, in particular, to mechanisms for controlling the rate at which power supply current changes in a microprocessor.

Background Art. Modern processors include extensive execution resources to support concurrent processing of multiple instructions. A processor typically includes one or more integer, floating point, branch, and memory execution units to implement integer, floating point, branch, and load/store instructions, respectively. In addition, integer and floating point units typically include register files to maintain data relatively close to the processor core. One drawback to providing a processor with extensive execution resources is that significant amounts of power are required to run them. Different execution units may consume more or less power and draw more or less current, depending on their size and the functions they implement, but the net effect of packing so much logic onto a relatively small process chip is to create the potential for significant power supply and power dissipation problems.

Few programs require the full range of a processor's execution resources for significant time intervals. The power dissipated running a program depends on the nature of its component instructions and their potential for being executed in parallel. Programs typically include a variety of instruction types, but it is rare that enough instructions of the correct type are available to keep all of the processor's execution resources busy for significant time periods. For this reason, most processors employ a clock gating mechanism to cut off the clock delivered to execution resources when they are not being

1

5

10

15

WO 02/03185 PCT/US01/19328 ·

used. In addition, different components of an execution resource can be turned on and off as instructions enter and exit the pipe stage serviced by the component. Clock gating reduces power consumption, but it can also cause rapid changes in the current provided to the processor. These current changes can alter the voltage at which the processor logic operates.

Clock signals are typically delivered to the processor's execution resources through a clock distribution network. The clock signal is used to synchronize the charging and discharging of nodes in the processor logic between supply voltage levels, e.g, V_{cc} and ground. The logic is designed to operate within specified ranges of these voltage levels, which are maintained by a regulated power supply. Sudden changes in the current drawn by the processor as functional units are gated on or off, can cause these supply voltages to vary. The voltage variations are due to the finite response time of the power supply as well as reactive (inductive and capacitive) elements in the power distribution network. If the voltage variations fall outside the specified range, they can damage circuits (for voltage excursions above a maximum safe value) or create errors (for voltage excursions below a level necessary to guarantee correct operation of the logic).

The significance of these voltage excursions is determined by the rate at which the current provided to the processor by the power supply changes ("current change rate" or "di/dt") and the electrical properties of the distribution network. For processors that implement clock gating, the current change rate depends on both the size of the current change and the time scale over which it occurs. The latter is determined by the operating frequency of the processor. The former depends on the amount of current consumed by the functional unit(s) being gated. For example, floating point multiply units are notoriously power-hungry execution resources in processors. The change in the

5

10

15

processor's current demand as these units are gated on and off can move the reference voltage temporarily outside its specified range.

Currently available processors offer no control over di/dt. One strategy contemplated for future processors forces a minimum level of activity to ensure that any current changes are relatively small. As processor frequencies increase, the time interval over which these current changes occur decreases, and even small current changes may affect the supply voltages. On the other hand, the use of power reduction strategies like clock-gating is increasing as processor frequencies (and power consumption) increase. Forcing minimum activity levels artificially raises power consumption levels, which partially offsets the benefits of clock gating.

The present invention addresses these and other deficiencies of available power throttling mechanisms.

Brief Description of the Drawings

The present invention may be understood with reference to the following drawings, in which like elements are indicated by like numbers. These drawings are provided to illustrate selected embodiments of the present invention and are not intended to limit the scope of the invention.

Fig. 1 is a block diagram of one embodiment of a computer system in which the present invention is implemented.

Fig. 2 is a block diagram of one embodiment of a processor that implements a current control unit in accordance with the present invention.

Fig. 3 is a block diagram of one embodiment of the current control unit implemented by the processor of Fig. 2.

3

5

10

15

Fig. 4 is a schematic representation of a voltage level as a function of time, following a significant change in the current consumed by a processor.

Fig. 5 is a block diagram representing one embodiment of the throttle circuit of Fig. 3.

Fig. 6 is a flowchart representing a method in accordance with the present invention for adjusting the activity level of a processor to reduce current changes in the processor.

Detailed Description of the Invention

The following discussion sets forth numerous specific details to provide a thorough understanding of the invention. However, those of ordinary skill in the art, having the benefit of this disclosure, will appreciate that the invention may be practiced without these specific details. In addition, various well-known methods, procedures, components, and circuits have not been described in detail in order to focus attention on the features of the present invention.

Fig. 1 is a block diagram of one embodiment of a computer system 100 in which the present invention may be implemented. Computer system 100 includes a processor 110, a main memory 140, a non-volatile memory 150, various peripheral devices 160, system logic 170, and a power supply 180. System logic 170 controls data transfers among processor 110, main memory 140, non-volatile memory 150, and peripheral devices 160. Power supply 180 provides reference voltages for logic devices in processor 110. Computer system 100 is provided to illustrate various features of the present invention. The particular configuration shown is not necessary to implement the present

5

10

15

invention. For example, system 100 may include multiple processors 110 or various components may be combined or eliminated.

Processor 110 includes multiple functional units 124, which form an instruction execution pipeline 120. Instructions are provided to processor 110 from main memory 140 and non-volatile memory 150. The amount of current used by processor 110 is determined by the level of activity in various functional units 124 generated by the instructions (or lack thereof) in pipeline 120. A current control unit (CCU) 130 monitors current use by selected functional units 124 in response to the processed instructions and adjusts the activity level of processor 110 accordingly.

10

15

5

As an instruction is staged down pipeline 120, it directs various functional units 124 to perform one or more operations that, taken together, implement the instruction. For example, a floating-point multiply-accumulate instruction (FMAC) may cause the following operations to occur in the indicated resources: a floating point register file reads out three operands; an FMAC execution unit multiplies two of the operands and adds the product to the third operation; an exception unit checks the product and sum for errors; and a retirement unit writes the result to the floating point register file if no errors are detected. Depending on the particular processor implementation, these resources or their components may be grouped into one or more functional units 124 which are turned on and off as the instruction is staged down the pipeline.

20

Each functional unit 124 draws a certain amount of current when it is activated by the instruction. For computer system 100, power supply 180 provides the current while maintaining the reference voltage level within a specified range. If activation or deactivation of one or more functional units 124 triggers a significant change in the current demanded by processor 110, it will be difficult for power supply 180 to maintain

WO 02/03185 PCT/US01/19328 •

the appropriate reference voltage level. The present invention provides a mechanism to reduce the impact of current changes on the reference voltage used by processor 110.

For one embodiment of the present invention, the activated/deactivated state of selected functional units 124' are monitored. Selected functional units 124' may be those that draw large currents when active, because these are likely to create sharp changes in di/dt when they are switched between their activate and inactivate states. CCU 130 monitors the state of one or more selected functional units 124' on successive clock cycles to estimate a current change over the interval of clock cycles. The estimated current change is compared with a threshold value to determine whether the activity level of the processor should be adjusted. For example, if the current change is increasing faster than a first threshold, the flow of instructions through pipeline 120 may be reduced. If the estimated current change rate is decreasing faster than a second threshold, a functional unit 124' that might otherwise be deactivated can be left activated to slow the current drop.

The current change may be estimated by tracking the active/inactive state (activity state = 1/0, for example) of a selected functional unit 124' on n-successive clock cycles. The n-activity states may be analyzed to provide an estimated current change for the n-clock cycle interval. For example, each of the n-activity states may be weighted according to its proximity to the current clock cycle, and the weighted activity states may be summed to provide an estimate of the current change.

For another embodiment of the invention, CCU 130 may monitor current changes in multiple functional units 124'. For this embodiment, the activity state of a functional unit 124' may be weighted according to the current it draws when active. A total activity state for a given clock cycle is determined by the sum of weighted values for each functional unit 124' that is monitored. The total activity states for the n-clock cycle

10

15

interval is analyzed to determine an estimated current change. Current changes may be determined on a clock by clock basis, using a sliding window of n activity states.

Current weights for selected functional units 124' may be determined through a calibration process. For example, CCU 130 may be calibrated once as a part of the design process or it may be self-calibrating. In the latter case, CCU 130 may employ current monitoring circuitry and a calibration algorithm periodically to adjust current weights for each functional unit.

Fig. 2 represents in greater detail one embodiment of processor 110. For the disclosed embodiment of processor 110, pipeline 120 is represented as fetch (FET), expand (EXP), register (REG), execution (EXE), detect (DET), and retirement (RET) stages, respectively, and the execution resources corresponding to each stage are indicated. The present invention does not require partition of processor 110 into a particular set of pipeline stages. For example, a disclosed stage may be subdivided into two or more stages to address timing issues or facilitate higher processor clock speeds. Alternatively, two or more stages may be combined into a single stage. Other embodiments may include hardware for processing instructions out-of-order. The disclosed pipeline provides only one example of how operations may be partitioned in a processor implementing the present invention.

The front end of pipeline 120 includes fetch unit 210 and issue unit 220, which provide instructions to execution units in the back end of pipeline 120 for execution.

Fetch unit 210 retrieves instructions from memory 140 directly or through a local cache (not shown) and provides the fetched instructions to issue unit 220. Issue unit 220 decodes the instructions and issues them to the execution resources in the back end of pipeline 120.

5

10

15

Throughout this discussion, the term "instruction" is used generally to refer to instructions, macro-instructions, instruction bundles or any of a number of other mechanisms used to encode processor operations. For example, the decode operation may transform a macro-instruction into one or more micro-operations (µops), resolve an instruction bundle into one or more instruction syllables, or retrieve a micro-code sequence associated with an instruction.

The back end of pipeline 120 includes register unit 230, execution unit 250, exception unit 260 and retirement unit 270. Register unit 230 includes a register rename unit and various register files (not shown) to identify the registers specified in the instructions and to accesses the data from the identified registers, respectively. Execution unit 250 includes one or more branch execution units (BRU) 252, integer execution units (IEU) 254, load/store units (LSU) 256, and floating point execution units (FPU) 258 to process branch, integer, load/store, and floating point instructions. Exception unit 260 checks the results generated by execution units 250 and adjusts the control flow if an exceptional condition is encountered. If no exceptional conditions are detected, retirement unit 270 updates the architectural state of processor 110 with the results.

The functional units 124 of Fig. 1 that are activated by different instructions may represent various combinations and subsets of the execution resources indicated for pipeline 120. CCU 130 monitors activity states for selected functional units 124', estimates current changes from the monitored activity states, and adjusts the activity level of processor 110 accordingly. For example, one functional unit 124' may include a floating-point register (in register unit 230), and FPU 258 may have components in two or more functional units. In general, a selected functional unit 124' includes various execution resources (register files, execution units, tracking logic) that are activated and

5

10

15

deactivated together and draw a relatively large current when activated. The present invention does not depend on the detailed mapping between the functional units 124, 124' and the execution resources shown in Fig. 2.

Fig. 3 is a block diagram representing one embodiment of CCU 130 and its interactions with selected functional units 124' of pipeline 120. The disclosed embodiment of CCU 130 includes gate units 310(1)-310(n) (generically, gate unit 130), a monitor circuit 320, and a throttle circuit 330. Each gate unit 310 controls power delivery to an associated functional unit 124' in pipeline 120. For example, gate unit 310 may be a clock gating circuit that couples or decouples a clock signal to functional unit 124' according to whether or not the services of functional unit 124' are used to implement an instruction currently in the pipe stage(s) in which functional unit 124' operates. Also shown in Fig. 3 is a pipeline control circuit 350 which indicates to gate units 310 which functional units 124' are active for the currently executing instructions.

For the disclosed embodiment of CCU 130, gate unit 130 provides a signal to monitor circuit 320 to indicate whether its associated functional unit 124' is active. For example, the signal may be an activity state of functional unit 124', which is asserted when functional unit 124' is turned "on" and deasserted when functional unit 124' is turned "off". If CCU 130 handles multiple functional units 124', monitor circuit 320 may add their activity states to provide a net activity value for a given clock cycle. Embodiments of monitor circuit 320 may weight activity states to indicate the different current levels drawn by different functional units 124' being monitored.

A typical processor may include 10-20 gate units 310 to control power delivery to 10-20 functional units 124. All functional units 124 may be monitored for current

5

10

15

changes, although the advantages of the present invention may be realized by monitoring functional units 124' that consume large amounts of current.

Monitor circuit 320 collects signals from gate units 130 over a sequence of clock cycles and determines a current change rate from the collected signals. For one embodiment of digital throttle 130, monitor circuit 320 includes weight units 314(1) - 314(n) (generically, weight units 314), an adder 322, an n-stage shift register 324, an estimation circuit 326, and a threshold comparator 328. When present, each weight unit 314 provides 0 or a no-zero value to adder 322 according to whether the activity state indicated by gating circuit 310 for its associated functional unit 124' is inactive or activate, respectively. The non-zero value represents the current drawn by functional unit 124' if it is activated. Adder 322 and weight units 314 are unnecessary if CCU 130 controls a single functional unit 124'. If currents drawn by monitored functional units 124' are roughly comparable, weight units 314 may be eliminated.

Adder 322 sums the (weighted or unweighted) activity states of selected functional units 124' on each clock cycle to determine a total activity state. The total activity level is provided to a corresponding input of n-stage shift register 324. Shift register 324 stores total activity states (weighted or unweighted) for each of n-successive clock cycles to provide a profile of current consumption over n-cycles of the processor clock. Estimator circuit 326 uses the n-stage data to generate an estimate of the current change, and threshold comparator 328 compares the estimated current change with one or more threshold values. If the estimated current change exceeds the threshold value(s), throttle circuit 330 adjusts the activity level of processor 110.

Estimator circuit 326 may implement any of a number of methods to estimate di/dt from the n-clock cycle sample of total activity states provided by shift register 324. One

5

10

15

method determines, on each clock cycle, a moving average of the processor's activity values over the n-clock cycles for which shift register 324 stores data. For this method, estimator circuit 326 determines:

$$\Delta I = (1/N) \sum A_N$$

Here, $A_N = \sum w_i \bullet a_i$, where w_i is a weight 314(i) for functional unit 124(i) and a_i is the activity state indicated by gating circuit 314(i). For one embodiment, a_i is 1 or 0 according to whether associated functional unit 124'(i) is activated or deactivated, respectively. The summation is over all functional units controlled by CCU 130. For this embodiment of estimator circuit 326, ΔI is a running average of the current consumption and may be compared with, e.g. maximum and minimum current thresholds to determine if the processor's activity level should be adjusted. one or more appropriate threshold values.

There are tradeoffs between the stability gained by throttling di/dt and the performance and power of the processor. Throttling di/dt leads to longer execution times because the pipeline does not start up as rapidly as it does when di/dt is not limited. It leads to higher power consumption because the pipeline does not shut down as rapidly as it does when di/dt is not limited. There is also a tradeoff between performance and power for the same degree of di/dt control. By adjusting the upper and lower thresholds independently, it is possible to favor either higher performance or lower average power.

Simulations indicate that changes in the reference voltage level attributable to di/dit can be reduced with limited impact on power consumption and performance using an interval of that is approximately 25% of the period of the ringing in the power distribution network. For the clock frequencies simulated, this interval is approximately 15 clock cycles (n = 15).

10

15

Another embodiment of estimator circuit 326 may implement a more sophisticated method for estimating current changes. For example, each of the n-stage activity values may be multiplied by a coefficient as follows:

$$\Delta I = C_1 \bullet A_1 + C_2 \bullet A_2 + \dots C_{N-1} \bullet A_{N-1} + C_N \bullet A_N$$

where C_1 to $C_{N/2}$ are positive, $C_{N/2+1}$ to C_N are negative, and lower indices refer to more recent values. For this embodiment, ΔI represents a running average of the current change over the n-cycle interval rather than a running average of the current level itself.

Yet another embodiment of estimator circuit 326 employs different coefficients to the n-shift register values. For example, more recent activity values may be multiplied by higher coefficients, and less recent activity values being multiplied by lower coefficients. One set of coefficients is computed by taking the first derivative of the response of the power distribution network..

Fig. 4 is a schematic representation of the settling behavior of a voltage 400 in a power distribution circuit in response to a large change in current demand. Voltage 400 "rings" for several cycles following a current change 420, before it settles to the specified level. The period and amplitude of the ringing is determined by the electrical properties (resistance, capacitance, inductance) of the distribution circuit and the slope (di/dt) of the current change. Because current change 420 occurs very rapidly, it is indicated as a step in Fig. 4. The unequal coefficients for the above-described embodiment of estimator circuit 326 may be derived from the first derivatives of voltage 400 at various points on the curve.

One embodiment of comparator 328 compares the value of ΔI provided by estimator circuit 326 with first and second thresholds. Depending on the method used to determine ΔI , the thresholds may represent maximum and minimum values for the current

10

15

(i) or maximum positive and negative values of di/dt. If ΔI is larger than the first threshold, throttle circuit 330 reduces processor activity. This may be done, e.g., by injecting bubbles into execution pipeline 120. Here, "bubble" refers to a lack of activity in the execution pipeline such as when a no-operation (NOP) propagates through the pipeline stages. Another embodiment may activate a charge pump when ΔI is larger than the first threshold. The charge pump provides additional voltage drive to the processor to compensate for the spike in current demand. If ΔI is less than the second threshold, throttle circuit 330 increases activity in execution pipeline 120. This may be done, e.g., by maintaining in their active states one or more functional units 124' that could otherwise be deactivated.

Fig. 5 is a schematic representation of one embodiment of throttle circuit 330 to adjust the activity level of a processor, responsive to a comparison between an estimated current change (or current) and one or more threshold levels. Also shown is an embodiment of comparator 328 that includes a positive threshold comparators (P_TH) 504(a) and negative threshold comparator (N_TH) 504(b) to compare ΔI with maximum positive and negative current changes, respectively. The results of these comparisons are indicated by output signals P_COMP and N_COMP.

The disclosed embodiment of throttle circuit 330 includes a counter 510, decoders 520(a) and 520(b), and associated memory devices 530(a) and 530(b), respectively.

Memory devices 530(a), 530(b) may be, for example, read only memory devices (ROM).

Different entries of memory device 530(a) are accessed through decoder 520(a) in response to a timing indication from counter 510 and comparison signal N_COMP.

Similarly, different entries of memory device 530(b) are accessed through decoder 520(b) in response to a timing indication from counter 510 and comparison signal P_COMP.

10

15

WO 02/03185 PCT/US01/19328 .

For the disclosed embodiment of throttle circuit 330, counter 510 is a modulo-8 counter. The output of counter 510 increments column indices in decoders 520(a) and 520(b) from 0-8 on successive clock cycles and back to 0 when 8 is reached. P_COMP is a first output signal of comparator 328 that represents the result of a comparison between the estimated ΔI and a first threshold value. P_COMP is used to adjust a row index in decoder 520(a) according to the relative sizes of ΔI and the first threshold. For example, the first threshold value may represent a maximum positive current change, ΔI_{P_MAX} , and P_COMP is scaled to select a row between 1 and 8, with higher row numbers being selected as ΔI approaches and then exceeds ΔI_{P_MAX} . Higher number rows have more 0s in memory device 530(a).

The output of memory device 530(a) is a signal, RED_ACT, that may be used to control activity reducing operations in the processor. For the disclosed embodiment of memory device 520(a), the probability that RED_ACT is a one decreases as P_COMP increases, i.e. as the size of ΔI increases relative to ΔI_{P_MAX} . RED_ACT may be used to enable issue unit 220 (Fig. 2) when it is one and disable issue unit 220 when it is zero. When enabled, issue unit 220 issues instructions according to its normal operation. When disabled, issue unit 220 issues no instructions, injecting bubbles (no-ops or NOPs) into pipeline 120. NOPs trigger operations by few if any functional units 124 as they propagate down pipeline 120.

N_COMP is a second output signal of comparator 328 that represents the result of a comparison between the estimated ΔI and a second threshold value. The second threshold value may represent a maximum negative current change, ΔI_{P_MIN} . For one embodiment, N_COMP is scaled to adjust a row index in decoder 520(b) to a value

5

10

15

between 1 and 8 with higher values being favored as ΔI decreases below ΔI_{P_MIN} . Higher numbered rows have more 1s than lower numbered rows. The output of memory device 530(b), INC_ACT, may be used to control activity increasing operations in the processor. For example, INC_ACT may be used to disable clock gating for a functional unit, so it remains active (and draws current) even if no instruction currently needs it.

Fig 6 is a flowchart representing a method 600 in accordance with the present invention for controlling current changes in a processor. Method 600 first determines 610 which of the selected functional units in the processor are active. The state (active/inactive) of a functional unit may be indicated, for example, by a signal from a clock gating circuit that provides power to the function unit. The gating circuit may assert the signal if it is providing power to the function unit (active state), and it may deassert the signal if it is not currently providing power to the functional unit (inactive state).

Once the active functional units have been determined 610, a current change is estimated 620 for the processor. Where multiple functional units are being monitored, the activity states of the functional units may be weighted according to the current they consume when active. The weighted activity states are summed to provide a total activity state, which may be tracked over an n-clock cycle interval. An estimated current change for a given clock cycle may be determined by analyzing the n total activity states.

The threshold levels may represent, for example, maximum positive and negative current changes for the interval. If the estimated current change falls outside the range defined by these thresholds, the activity level of the processor is adjusted accordingly. For example, if the estimated current change is greater than the maximum positive current change, the instruction throughput may be reduced by injecting bubbles into the processor's pipeline.

10

15

If the estimated current change exceeds the minimum negative current change, clock gating may be disabled for the appropriate functional unit accumulated power. If the estimated current change falls within the allowed range, .instruction issue and clock gating operate in their normal modes.

5

10

The instruction throughput of processor may be reduced through a number of mechanisms. For one embodiment of method 600, bubbles may be injected into the instruction execution pipeline to reduce the fraction of clock cycles for which the processor's functional units are active. Bubbles may be introduced by, for example, triggering the issue unit to issue instructions on only selected cycles of the processor clock. For another embodiment of the invention, the frequency at which the processor's clock is operated may be reduced.

There has thus been disclosed a mechanism for controlling the current change rate ("di/dt") of a processor by monitoring the activity state of one or more of the processor's functional units over a specified interval. An estimated current change is determined from the monitored activity states, and the activity level of the processor is adjusted if the estimated current change exceeds a threshold value. The current change may be estimated by tracking the active functional units on successive clock cycles, and extracting an estimated current change rate from the changes in this number over a given number of clock cycles.

20

15

The disclosed embodiments have been provided to illustrate various features of the present invention. Persons skilled in the art of processor design, having the benefit of this disclosure, will recognize variations and modifications of the disclosed embodiments, which none the less fall within the spirit and scope of the appended claims.

We claim:

5

10

15

1. A processor comprising:

a functional unit;

a gating circuit to control power delivery to the functional unit and to indicate an activity state of the functional unit over a sequence of clock cycles;

a monitor circuit to determine a current change from the indicated activity states and to compare the determined current change with a threshold; and

a throttle circuit to adjust an activity level of the processor if the determined change exceeds the threshold.

- 2. The processor of claim 1, wherein the functional unit comprises a plurality of functional units that form a portion of an instruction execution pipeline for the processor.
- 3. The processor of claim 2, wherein the gating circuit comprises a plurality of gating circuits, each gating circuit to control power delivery to a corresponding one of the plural functional units.

4. The processor of claim 1, wherein the threshold is a first threshold to indicate a maximum positive current change rate and a second threshold to indicate a maximum negative current change rate.

- 5. The processor of claim 4, wherein the throttle circuit injects bubbles into the instruction pipeline when the determined rate exceeds the first threshold and the throttle circuit injects activity into the instruction pipeline when the determined rate exceeds the second threshold.
- 10 6. The processor of claim 1, wherein the monitor circuit includes a shift register to store indicated activity states for n-successive clock cycles of the processor and the current change is determined by a weighted sum of the activity states on successive clock cycles.
 - 7. The processor of claim 1, wherein the throttle circuit includes a first duty cycle table, rows of which indicate specified ratios of active/inactive states for the gating circuit, and a current row is selected to drive the gating circuit according to the comparison between the determined and threshold current change rates.
- 8. A method for controlling a current change rate in a processor comprising:

 collecting activity state signals from one or more gating circuits of the processor on n-successive clock cycles of the processor;

estimating a current change from the n collected activity state signals;

comparing the estimated current change with a threshold current change;

and

adjusting an activity level of the processor when the estimated current change exceeds the threshold current change.

- 9. The method of claim 8, wherein estimating the current change comprises evaluating a weighted sum of the n collected activity states.
- 10. The method of claim 8, wherein comparing comprises comparing the estimated current change with first and second thresholds, the first and second thresholds representing maximum positive and negative current changes, respectively.
 - 11. The method of claim 10, wherein adjusting an activity level comprises:
- decreasing the activity level if the estimated current change is greater than the first threshold; and

increasing the activity level if the estimated current change is less than the second threshold.

20 12. The method of claim 11, wherein decreasing the activity level comprises injecting bubbles into an instruction pipeline of the processor.

13. The method of claim 11, wherein increasing the activity level comprises maintaining a gating circuits in an active state in the absence of instructions to a functional unit associated with the gating circuit.

5

15

20

- 14. The method of claim 8, further comprising activating and deactivating a functional unit associated with the gating circuit, responsive to instructions in a pipeline of the processor.
- 15. The method of claim 14, wherein the gating circuit activates and deactivates an associated functional unit by:

enabling a clock signal to the functional unit on those clock cycles for which an instruction uses the functional unit; and

disabling the clock signal to the functional unit on those clock cycles for which an instruction does not use the functional unit.

16. A computer system comprising:

an instruction execution pipeline, including a functional unit, to execute instructions;

a voltage source to provide a reference voltage to the functional unit;

a gating circuit to activate or deactivate the functional unit and to indicate a activity state for the functional unit; and

a monitor circuit to estimate a current change from the indicated activity state and compare it with a threshold; and

a throttle circuit to adjust an activity level in the instruction execution pipeline according to the comparison.

- 17. The computer system of claim 16, wherein the activity state is weighted to indicate a level of current consumption for the functional unit associated with the control circuit.
- 18. The computer system of claim 17, wherein instruction execution pipeline includes an issue unit that issues instructions for processing by the instruction execution pipeline at a rate determined by a processor clock.
- 15 19. The system of claim 18, wherein the throttle circuit adjusts a rate at which issue unit issues instructions by adjusting a duty cycle that characterizes the processor clock.
 - 20. A processor comprising:

one or more functional units; and

5

WO 02/03185 PCT/US01/19328 .

a current control unit to monitor current changes associated with activating and deactivating the one or more functional units and to adjust an activity level of the processor responsive to the monitored current changes.

5 21. The processor of claim 20, wherein the current control unit comprises:

one or more gate units, each gate unit to control power delivery to an associated one of the functional units and to indicate an activity state for the associated functional unit; and

a monitor circuit to estimate a current change from the indicated activity states of the one or more functional units.

- 22. The processor of claim 21, wherein the monitor circuit compares the estimated current change with a threshold value and provides an indication of the comparison.
- 15 23. The processor of claim 22, further comprising a throttle circuit to adjust an activity level of the processor responsive to the indicated comparison.
 - 24. The processor of claim 20, wherein the functional units form an instruction execution pipeline and the processor further includes a pipeline control module to indicate the activity states for the one or more functional units according to types of instructions in the instruction execution pipeline.

20

25. The processor of claim 24, wherein the current control unit includes a gate unit associated with each of the one or more functional units and each gate unit controls power to its associated functional unit in response to the activity state indicated for the functional unit.

26. The processor of claim 24, wherein the current control unit further comprises a monitor circuit to estimate a current change of the processor using the activity states of the one or more functional units.

10

5

27. The processor of claim 26, wherein the monitor circuit weights an activity state for each functional unit according to the current is consumes and sums the weighted activity states for a given clock cycle to provide a total activity state for the clock cycle.

1/6




Fig. 1




Fig. 2





Fig. 3

4/6






Fig. 4




Fig. 5




Fig. 6

THIS PAGE BLANK (USPTO)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 10 January 2002 (10.01.2002)

PCT

(10) International Publication Number WO 02/003185 A3

(51) International Patent Classification7: G06F 1/32, 1/26

(21) International Application Number: PCT/US01/19328

(22) International Filing Date: 14 June 2001 (14.06.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 09/608,748

30 June 2000 (30.06.2000) US

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).


(72) Inventors; and

(75) Inventors/Applicants (for US only): GROCHOWSKI, Edward [US/US]; 5565 Yale Drive, San Jose, CA 95118 (US). SAGER, David [US/US]; 9540 N.W. Skyview Drive, Portland, OR 97321 (US). TIWARI, Vivek [IN/US]; Apt. 201X, 733 Bounty Drive, Foster City, CA 94404 (US). YOUNG, Ian [AU/US]; 3181 N.W. 114th Terrace, Portland, OR 97229 (US). AYERS, David, J. [US/US]; 37884 Menard Court, Fremont, CA 94536-5816 (US).

- (74) Agents: MALLIE, Michael, J. et al.; Blakely Sokoloff Taylor & Zafman, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian

[Continued on next page]

(54) Title: MECHANISM TO CONTROL di/dt FOR A MICROPROCESSOR



(57) Abstract: The present invention provides a mechanism for adjusting the activity of an integrated digital circuit such as a processor to reduce voltage changes attributable to current changes triggered by clock gating. The processor includes one or more functional units and a current control circuit that monitors activity states of the processor's functional units to estimate the current consumed over n clock cycles. The current control circuit estimates the current change for a given clock cycle from the n activity states and compares the estimated current change with first and second thresholds. The processors activity is decreased if the estimated current change is greater than the first threshold, and the processor activity is decreased if the estimated current change is less than the second threshold.

A3

O 02/003185 A3



patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

(88) Date of publication of the international search report: 27 February 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTERNATIONAL SEARCH REPORT

Int al Application No
PCT/US 01/19328

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 G06F1/32 G06F1/26

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 GO6F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, IBM-TDB

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Х	US 5 948 106 A (HETHERINGTON ET AL) 7 September 1999 (1999-09-07)	1-3,8, 16,20-23
A	column 3, line 51 -column 4, line 61	4,5, 10-12, 18,19, 25,26
	column 6, line 53 -column 9, line 42	
	column 13, line 42 -column 14, line 17 column 15, line 18 - line 35; figures 2,3,6	
A	US 5 719 800 A (MITTAL ET AL) 17 February 1998 (1998-02-17) column 5, line 13 -column 7, line 35 column 8, line 25 -column 10, line 24; figures 1-3	1,8,16,
	-/	

X Further documents are listed in the continuation of box C.	Patent family members are listed in annex.			
Special categories of cited documents: A document defining the general state of the art which is not considered to be of particular relevance E earlier document but published on or after the international filing date	 "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to 			
 "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed 	involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu- ments, such combination being obvious to a person skilled in the art. "&" document member of the same patent family			
Date of the actual completion of the international search	Date of mailing of the international search report			
25.0ctober 2002	06/11/2002			
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Authorized officer Semple, M			

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Int al Application No
PCT/US 01/19328 .

Citation of document, with indication, where appropriate, of the relevant passages	1,5	ICICYGIN IO THUND INV.	
Citation of document, with indication, where appropriate, and the citation of	Relevant to claim No.		
US 5 392 437 A (MATTER ET AL) 21 February 1995 (1995-02-21) column 3, line 51 -column 14, line 51; figures 1-6	1-3, 14-16, 18,20, 21,25		
US 5 457 790 A (IWAMURA ET AL) 10 October 1995 (1995-10-10) column 2, line 4 -column 3, line 60 column 6, line 35 -column 12, line 36 column 13, line 16 -column 16, line 29 column 19, line 1 - line 21; figures 1-11,13-16,24		1,8,16, 20	
	21 February 1995 (1995-02-21) column 3, line 51 -column 14, line 51; figures 1-6 US 5 457 790 A (IWAMURA ET AL) 10 October 1995 (1995-10-10) column 2, line 4 -column 3, line 60 column 6, line 35 -column 12, line 36 column 13, line 16 -column 16, line 29 column 19, line 1 - line 21; figures	21 February 1995 (1995-02-21) column 3, line 51 -column 14, line 51; figures 1-6 US 5 457 790 A (IWAMURA ET AL) 10 October 1995 (1995-10-10) column 2, line 4 -column 3, line 60 column 6, line 35 -column 12, line 36 column 13, line 16 -column 16, line 29 column 19, line 1 - line 21; figures	

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Information on patent family members

In nal Application No
PCT/US 01/19328

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5948106	A	07-09-1999	NONE		
US 5719800	A	17-02-1998	WO EP AU	9917186 A1 1023656 A1 4602497 A	08-04-1999 02-08-2000 23-04-1999
US 5392437	Α	21-02-1995	JP US	6202754 A 5634131 A	22-07-1994 27-05-1997
US 5457790	A	10-10-1995	US US US DE JP JP KR	2002099963 A1 5734913 A 6088808 A 4040382 A1 4143819 A 10207859 A 239042 B1	25-07-2002 31-03-1998 11-07-2000 25-07-1991 18-05-1992 07-08-1998 15-01-2000

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTO)